## IN THE CLAIMS:

The text of all pending claims, (including withdrawn claims) is set forth below. Cancelled and not entered claims are indicated with claim number and status only. The claims as listed below show added text with <u>underlining</u> and deleted text with <u>strikethrough</u>. The status of each claim is indicated with one of (original), (currently amended), (cancelled), (withdrawn), (new), (previously presented), or (not entered).

## Please AMEND the claims in accordance with the following:

1. (currently amended) An abnormality detection device for detecting an abnormality in a communication bus, the device comprising:

a timer counter <u>configured</u> to measure a time during which a logical output of said communication bus remains at a first logical level which is a high level or a low level; and

a comparator <u>configured</u> to compare the time measured by said timer counter with a threshold value and to output an abnormality detection signal indicating an abnormality in said communication bus when the time surpasses said threshold value, wherein the abnormality detection device is independent of a CPU controlling the communication bus and detects the abnormality directly from the communication bus.

- 2. (original) The abnormality detection device as claimed in claim 1, wherein said timer counter is initialized at intervals determined according to an event signal supplied thereto.
- 3. (original) The abnormality detection device as claimed in claim 2, comprising at least two units of said timer counter and said comparator, the timer counter in each of said units being individually initialized at said intervals.
- 4. (currently amended) The abnormality detection device as claimed in claim 1, further comprising:

a plurality of comparison value registers respectively storing configured to store a plurality of threshold values; and

a selector selecting configured to store a threshold value from among said plurality of said threshold values according to a selection signal supplied thereto so as to supply said threshold value to said comparator.

5. (currently amended) An abnormality detection device for detecting an abnormality in a communication bus, the device comprising:

at least two timer counters each <u>configured</u> to measure a time during which a signal transmitted through said communication bus continues to be a first logical level;

a register <u>configured</u> to cumulatively add the time measured by at least one of said at least two timer counters, the register being initialized at predetermined intervals; and

a comparator <u>configured</u> to compare the time cumulatively added by said register with a threshold value and to output an abnormality detection signal indicating an abnormality in said communication bus when the cumulative time obtained by said register surpasses said threshold value, wherein the abnormality detection device is independent of a CPU controlling the communication bus <u>and detects the abnormality</u> directly from the communication bus.

6. (original) The abnormality detection device as claimed in claim 5, wherein said register supplies said cumulative time to at least one of said at least two timer counters, and

said at least one of said at least two timer counters measures the time by using said cumulative time as an initial value.

- 7. (currently amended) A microcomputer connected to a communication bus, the microcomputer comprising:
  - a CPU configured to control the communication bus;

a timer counter <u>configured</u> to measure a time during which a logical output of said communication bus remains at a first logical level which is a high level or a low level; and

a comparator <u>configured</u> to compare the time measured by said timer counter with a threshold value and to output an abnormality detection signal indicating an abnormality in said communication bus when the time surpasses said threshold value, wherein the <u>microcomputer is independent of a CPU controlling the communication bus timer counter</u> and the comparator are independent of the CPU and are operatively coupled to detect the abnormality directly from the communication bus.

8. (currently amended) An abnormality detection device to detect an abnormality in a communication bus, the device comprising:

at least two timer counters each configured to measure a time during which a

signal transmitted through said communication bus continues to be a first logical level;

a register <u>configured</u> to cumulatively add the time measured by at least one of said at least two timer counters, the register being initialized at predetermined intervals; and

a comparator <u>configured</u> to compare the time cumulatively added by said register with a threshold value and to output an abnormality detection signal indicating an abnormality in said communication bus when the cumulative time obtained by said register surpasses said threshold value,

wherein said register supplies said cumulative time to at least one of said at least two timer counters, and

said at least one of said at least two timer counters measures the time by using said cumulative time as an initial value.

- 9. (new) The abnormality detection device as claimed in claim 1, which detects the abnormality directly from the communication bus by hardware.
- 10. (new) The abnormality detection device as claimed in claim 5, which detects the abnormality directly from the communication bus by hardware.